2012-10-01
Mitsuhiro Matsumoto, EVE KK
Are you using assertions in your logic verification?
Assertion-based verification is rapidly gaining popularity as a methodology for more efficient SoC debugging. Both HDL simulators and property-based formal verification tools are recognized as assertion-based verification platforms.
read more